Chip Security
  • Email
  • Home
  • News
  • Reports
  • Opinion
  • Tools
  • About

Huawei, Altera mix FPGA, memory in 2.5-D device

Posted on November 14, 2012 by John in News

Huawei and Altera will package an FPGA and a Wide I/O memory on a 2.5-D silicon interposer to bust through memory bandwidth limits in communications systems. The technology presents thorny challenges but could become critical in networking, said a senior scientist for Huawei. The new device, in the works only about three months, will significantly […]

2.5 D, 2.5D, Altera, Huawei, Interposer, networking, trojan

Interposer consortium ready to expand at Georgia Tech PRC – ElectroIQ

Posted on April 30, 2012 by John in News

After pioneering low-cost wafer- and panel-based glass and silicon interposers in Phase 1 of its SiGI consortium, Georgia Tech Packaging Research Center (GT-PRC) is beginning Phase 2 in June. The industry consortium involves about ~30 semiconductor, package, and related supply-chain companies from the US, Europe, and Asia. They developed glass and silicon interposers with 10x […]

2.5 D, Interposer, semiconductor

Interposer supply/ecosystem examined at IMAPS Device Packaging – ElectroIQ

Posted on March 20, 2012 by John in News

Interposer supply/ecosystem examined at IMAPS Device Packaging – ElectroIQ. 2.5 D interposers are an important part of the 3D IC evolution path. While TSMC prefers to keep interposers and assembly in-house, other foundries are looking to outsourced assembly and test groups, allowing mixing and matching of die, to handle their packaging. Why is this important? […]

2.5 D, 3D, chip, die, interposers

Recent Posts

  • Design for Security: Needed More than Ever
  • New DARPA Program Seeks to Reveal Backdoors and Other Hidden Malicious Functionality in Commercial IT Devices
  • Electrical testing to track fake military parts
  • DOD requirement to mark parts with unique DNA
  • Toshiba adds IP protection to automotive MCUs

Recent Comments

    (c) 2012 Chip Security - Web Design by Blue Mustang