Huawei and Altera will package an FPGA and a Wide I/O memory on a 2.5-D silicon interposer to bust through memory bandwidth limits in communications systems. The technology presents thorny challenges but could become critical in networking, said a senior scientist for Huawei.
The new device, in the works only about three months, will significantly reduce board space while increasing performance. “2.5D silicon interposers seem to be the best fit for networking companies—in fact, they are mission critical,” said Anwar A. Mohammed, a senior staff scientist for packaging working in Huawei’s U.S. R&D center here.
Read more at: Huawei, Altera mix FPGA, memory in 2.5-D device.
Editor’s note: Make sure there’s nothing active on the interposer! If that statement confuses you, please read some of the reports on this website on most likely injection points for Trojan (malicious) circuitry in a package.