Chip Security
  • Email
  • Home
  • News
  • Reports
  • Opinion
  • Tools
  • About

Huawei, Altera mix FPGA, memory in 2.5-D device

Posted on November 14, 2012 by John in News - No Comments

Huawei and Altera will package an FPGA and a Wide I/O memory on a 2.5-D silicon interposer to bust through memory bandwidth limits in communications systems. The technology presents thorny challenges but could become critical in networking, said a senior scientist for Huawei.

The new device, in the works only about three months, will significantly reduce board space while increasing performance. “2.5D silicon interposers seem to be the best fit for networking companies—in fact, they are mission critical,” said Anwar A. Mohammed, a senior staff scientist for packaging working in Huawei’s U.S. R&D center here.

Read more at: Huawei, Altera mix FPGA, memory in 2.5-D device.

Editor’s note: Make sure there’s nothing active on the interposer! If that statement confuses you, please read some of the reports on this website on most likely injection points for Trojan (malicious) circuitry in a package.

2.5 D, 2.5D, Altera, Huawei, Interposer, networking, trojan

Leave a Reply Cancel reply

Your email address will not be published. Required fields are marked *

CAPTCHA Image
Refresh Image

*

Recent Posts

  • Design for Security: Needed More than Ever
  • New DARPA Program Seeks to Reveal Backdoors and Other Hidden Malicious Functionality in Commercial IT Devices
  • Electrical testing to track fake military parts
  • DOD requirement to mark parts with unique DNA
  • Toshiba adds IP protection to automotive MCUs

Recent Comments

    (c) 2012 Chip Security - Web Design by Blue Mustang